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A digital phase-lock loop (DPLL) which generates a 
signal with a phase that approximates the phase of a 
received signal with a linear estimator. The effect of a 
complication associated with non-zero transport delays 
related to DPLL mechanization is then compensated by 
a predictor. The estimator provides recursive estimates 
of phase, frequency, and higher order derivatives, while 
the predictor compensates for transport lag inherent in 
the loop. 
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1 
DIGITAL PHASE-LOCK LOOP HAVING AN 
ESTIMATOR AND PREDICTOR OF ERROR 
ORIGIN OF INVENTION 5 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain 
title. 10 
L 
Phase-Locked Loops”, IEEE Transactions on Commu- 
nications Technology, Vol 16, No. 2, April 1968, at- 
tempts to optimize a concise performance measure, such 
as a weighted sum of integrated transient response, gain 
margin, and noise variance. For some cases, analytical 
expressions for the performance measure can be ob- 
tained, and closed-form expressions for loop filters de- 
fined. Disadvantages are that the loop filter form (e.g., 
order of loop) is not defined apriori, but rather is a result 
of the optimization procedure, and that the design pro- 
cedure is complex. 
The estimator-predictor approach described in this BACKGROUND OF THE INVENTION 
This invention relates to a digital phase-lock loop application offers an alternate design for DPLLs. The 
(DPLL), and more particularly to a DPLL in which the DPLL design presented here is shown to be equivalent 
transfer function Of the loop is comprised Of an estima- l5 to an estimator followed by a predictor compensating 
tor and a predictor of error. for the transport lag. The estimator incorporates past 
A Phase locked loop (PLL) is a faxhck system that measurements of phase into a state vector estimate, 
tracks the phase of a received quasi-periodic signal. A consisting of phase, frequency, and perhaps higher de- 
9 
typical PLL structure is shown in FIG* l* The differ- rivatives. Selection of an estimator can utilize the base 
ence between the received phase and a con- 2o resources available in linear optimal estimation theory. 
trolled oscillator (VCO) phase is filtered and used to so 
adjust the VCO that the VCO phase tracks the received 
phase. 
Designers of PLL‘s select a loop filter to meet perfor- 
mance requirements, usually specified in terms of band- 
width, gain margin, and dynamic errors. Design meth- 
ods are well documented in the literature. Gardner, F. 
M., Phaselock Techniques, John Wiley and Sons, (1979). 
Best, R. E., Phase Locked Loops, Theory, Design and 
Applications, McGraw Hill, (1984). Viterbi, A. J., Princi- 
ples of Coherent Communication, McGraw Hill (1966). 
What is of interest here is a digital phase-lock loop 
(DPPL) characterized by constant loop update rates. 
For a discussion of DPLLs with variable loop update 
rate, see Gill, G. S., and Gupta, S. C., “First Order 
Discrete Phase Locked Loops with Applications to 
Demodulation of Angle Modulated Carrier”, IEEE 
Trans. on Communications, June 1972; Weinberg, A. 
and Liu, B., “Discrete Time Analysis of Nonuniform 
Sampling First-and-Second-Order Digital Phase 
Locked Loops”, IEEE Trans. on Communications, 
February 1974; Osborne, H. C., “Stability Analysis of 
Nth Power Digital Phase Locked Loop-Part I: First 
Order DPLL”, IEEE Trans. on Communications, Au- 
gust 1980; Osborne, H. C., “Stability Analysis of Nth 
Power Digital Phase Locked Loop-Part 11: Second 
and Third Order DPLLs”, IEEE Trans. on Communi- 
cations, August 1980. DPPLs with fmed update rate are 
often designed either by analogy to continuous time 
domain PLLs, or based on an optimality criterion. 
Design by analogy to continuous domain PLLs, i.e., 
applying s-plane design rules by translation to the z- 
plane, suffers from two major disadvantages. The de- 
sign is based on iteratively placing open-loop poles and 
zeroes at “well chosen” locations until satisfactory per- 
formance is achieved. Such locations are selected based 
on design experience rather than on well established set 
of rules. Also, the design does not accound for the trans- 
port delay in the digital loop, caused by hardware de- 
SUMMARY OF THE INVENTION 
In accordance with the present invention, the basic 
25 purpose of a DPLL (to generate a signal with a phase 
that approximates the phase of a received signal) is 
accomplished with a linear estimator. The effect of a 
complication associated with non-zero transport delays 
related to DPLL mechanization is then compensated by 
30 a predictor. The estimator provides recursive estimates 
35 
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lays and loop filter computations. This- delay is either 60 
“tolerated,” i.e., the degradation due to the delay is 
analyzed and found to be acceptable or “compensated” 
by the equivalent of a lead-lag network. This design 
procedure is usually acceptable only when the loop 
update rate is very high compared to the loop band- 65 
width. 
Design based on an optimality criterion as discussed, 
for example, by Gupta, S. C., “On Optimum Digital 
of phase, frequency, and higher order derivatives, while 
the predictor compensates for the transport lag inherent 
in the loop. The closed-loop DPLL transfer function 
has the form 
H(2)=C(z)o(2)2-N 
where H(z) is the closed-loop DPLL transfer function, 
C(z) is the estimator transfer function, D(z) is the pre- 
dictor function, and z-Nis the DPLL transport lag in . 
units of loop update time. A phase detector with gain A 
is used to implement this equation in a closed-door 
DPLL. Thus, the transfer function H(z) is given by the 
above equation only where the phase detector has a 
nominal gain value of A= 1. One realization of the esti- 
mator, predictor and delay is comprised of a digital 
filter having a transfer function S(z) and a numerical 
control oscillator having a transfer function Q(z), where 
S(z) satisfies. 
In a preferred embodiment, a detector and a numerical 
control oscillator are implemented with hardware in a 
direct connection to the digital filter implemented in a 
programmed digital computer in which the function 
Q(z) of a numerical control oscillator is implemented as 
part of the computer program. This decomposition of 
the DPLL closed-loop transfer function results in a 
straightforward loop filter design, enabling use of tech- 
niques from optimal and sub-optimal estimation theory. 
BRIEF DESCRIPTION OF DRAWINGS 
FIG. 1 illustrates a prior-art phase lock loop (PLL). 
FIG. 2 illustrates a functional block diagram of a 
digital phase-lock loop organized in accordance with 
the present invention. 
3 
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4 
FIG. 3 is a block diagram which may be readily im- 
plemented from the functional block diagram of FIG. 2. 
FIG. 4 illustrates a hybrid software and hardware 
implementation of the DPLL shown in FIG. 3. 
FIG. 5 is a graph of dynamic phase error versus esti- 5 
mator parameters. 
FIG. 6 is a graph of loop bandwidth versus estimator 
parameters. 
FIGS. 7a to 7d illustrate examples of root loci for: 
(a) Second order estimator; 
(b) Third order estimator; 
(c) Second order estimator, with pole at z=-0.9; 
(d) Third order estimator, with pole at z= -0.9. 
FIG. 8 is a graph of upper gain margin versus normal- 
FIG. 9 is a graph of lower gain margin versus normal- 
FIG. 10 is a graph of phase error coefficients versus 
and 
ized loop bandwidth.” 
ized loop bandwidth 
normalized loop bandwidth. 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
The basic purpose of a DPLL is to generate a signal 
with phase $(z) that approximates O(z), the phase of a 
received signal. From the viewpoint of linear estimation 
theory, this is an estimation problem, and the solution is 
found by the following procedure. First a linear state 
model for O(z) is defined, with a corresponding mea- 
surement model. Then, statistical models for state (or 
process) noise and measurement noise are developed. 
Finally, some type of optimal estimator is selected such 
as a recursive least squares estimator. 
There is a slight complication since a non-zero trans- 
port delay is associated with DPLL mechanization. The 
effect of this delay is compensated by a predictor that 
extrapolates the state estimate by an appropriate time 
interval. Thus, the closed-loop DPLL transfer function 
has the form: 
H(z)= C(z)D(z)z-N (1) 
where H(z) is the closed-loop DPLL transfer function, 
C(z) is the estimator transfer function, D(z) is the pre- 
dictor transfer function, and z-Nis the DPLL transport 
lag in units of loop update time. It is assumed here that 
the DPLL is updated at uniformly spaced time points, 
with update interval of T, hence the transport lag is an 
integer multiple of T. 
FIG. 2 shows a DPLL functional block diagram that 
addresses eq. (1). The three functional blocks 10,ll and 
12 on the right are the elements of H(z), namely an 
estimator C(z), a predictor D(z), and an inherent trans- 
port lag Z-N. In addition, the figure incorporates a 
phase detector 13 with gain A represented by block 14 
and a summer 15. Note that when the phase detector 
gain has a nominal value of A= 1, the feedback is can- 
celled, and the closed loop transfer function is H(z) 
given by eq. (1). The closed loop transfer function, for 
general phase detector gain, is denoted P(z). 
The functional diagram shown in FIG. 2 is readily 
implemented in accordance with a block diagram pres- 
ented in FIG. 3. The estimator-predictor-delay combi- 
nation is replaced by actual components: a digital filter 
16 having a transfer function S(z), and a numerically 
controlled oscillator (NCO) 17 having a transfer func- 
tion Q(z), where S(z) satisfies: 
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FIG. 4 illustrates a preferred DPLL implementation. 
The phase detector 13 and “hardware” NCO 17a are 
implemented with hardware, while the summer 15, 
digital filter 16, and a “software” NCO 17b are imple- 
mented with a programmed computer. Both “hard- 
ware” NCO and “software” NCO have identical math- 
ematical representations, as the latter simulates the op- 
eration of the former. When comparing FIGS. 1 and 4, 
it is apparent that the function of a loop filter in a PLL 
of FIG. 1 is performed by a minor loop 20 in FIG. 4 
implemented in the computer-resident portion of the 
DPLL. 
The design of a DPLL conforming to FIGS. 2,3 and 
4 can be divided into five distinct steps. The first step is 
to select a model for the received phase process. This 
model can include the process dynamics and statistics 
on process noises and measurement noise. The second 
step is to model the “hardware” NCO 1%. transport lag 
12, and phase detector 13. As shown below, the trans- 
port lag may be incorporated as part of the transfer 
function Q(z) of the NCO 17b. 
The next step is selection of an estimator 10, based on 
the phase model and the process noise and measurement 
noise covariance matrices. Possible realizations of the 
estimator are some variations of Kalman filters, or other 
lease squares estimators. The fourth step is determina- 
tion of a predictor to compensate for transport lag. The 
last, but definitely not the least, step is to assure that the 
loop is stable. 
Two separate models are used for received phase. 
The first model has two state variables: phase and fre- 
quency, while the second model uses three-state vari- 
ables: phase, frequecy and frequency rate. These models 
are addressed below as second-and third-order models, 
respectively. The time-invariant phase models are ex- 
pressed as: 
x,=cpX,-l+v; - 1  (31 
~ n = H x n + u n  (4) 
where xn is the state vector, yn is the measurement9 @ is 
the state transition matrix, un is the measurement noise, 
and vn- 1 is the state, or process noise. Expressions for 
@, H, and the measurement covariance, R, are pres- 
ented in Table 1. Since only phase is measured, R is a 
scalar. 
TABLE 1 
Matrices for time invariant signal model 
Third order Second order 
Model of Phase Detector and NCO 
The phase detector inputs are actually time continu- 
ous signals. The phase detector measures the average 
phase difference between the phase of the input process 
and the NCO phase. This is equivalent to the difference 
- 7 .  
5 
between the average input phase and the average NCO 
phase. Thus, O(z) represents the input phase, averaged 
over the measurement interval, and O(z) represents the 
NCO phase, averaged over the same interval. 
Hurd and Aguirre, and Simon and Mileant, cited 
above, discuss a general form for a DPLL NCO. The 
NCO is updated gT seconds after the phase measure- 
ment is made, where T is the loop update interval and 
O t g t l .  The case g=O corresponds to NCO update 
immediately following the measurement, while g= 1 is 
caused by a T seconds delay before the NCO update. 
Such a delay occurs in practical systems while the com- 
puter determines the next NCO input. The transfer 
function Q(z) is the transfer function between the NCO 
input, and the average NCO phase at the next measure- 
ment, including all delays. This transfer function is: 
In particular, for the cases g=O and g=1, Q(z) has 
the simple forms: 
4.771,250 # 
6 
solution for equations 3-4, derived in Statmen, cited 
above, for a specific form of the process noise covari- 
ance matrix is: 
- 
(9) 
- 
xn,n = @%-1,n-1 + KCvn - H@?n-I.n-l) 
K = z-1~Q-l 
5 
- 
where R-1 is the measurement noise covariance matrix 
10 and is the solution for the linear matrix equation: 
15 The parameter 7 is denoted the filter time constant. 
Using these equations, a z-plane filter transfer function 
can be evaluated. For a filter with m inputs (measure- 
ments) and n outputs (states), the transfer function is a 
2o matrix C(z) with n rows and m columns. C(z) can be 
computed from: 
C ( z ) = ( z l - @ + ~ H @ ) - ’ ~ z  (1 1) 
T t + l  
2 2 - 1  g =  I @ z ) = -  
(7) 
Table 2 summarizes the elements of the transfer func- 
25 tion. Since only phase measurements are used, the trans- 
fer functions are column vectors. Note that all the trans- 
fer functions poles are at z= -a within the unit circle, 
hence assuring filter stability. 
TABLE 2 
Transfer functions from input phase to state parameter 
State parameter Second order Third order 
(1 - &((a2 + a + I)z2 - 3all + a)z  + 3a2) 
(2 - a)3 
Phase 
(2 - a12 
Frequency ( 1  - a)2z(z - 1) 
T(z - af2 
- a)zh - 1)((3 - 3a2)z + 5a2 - 4a - 1) 
2T(z - a)3 
( I  - a)%z - 1P 
T2(z - a)3 
Acceleration - 
Note that in equations (6) and (7), the NCO function 
can be separated into two parts: integer number of de- 45 
lays, and a kernal, Ql(z). Ql(z) is characterized by nu- 
merator and denominator of the same degree. The cases 
of g=o and g= 1 are then examples of N= 1 and N=2 
computational delays, respectively. The general expres- 
sions for a delay of N update times is: 
Selection of a Predictor 
The predictor generates a Phase Predict by extraPo- 
lating from the current phase estimate using either an 
estimate of frequency for a w x d - o r d e r  model, Or 
50 estimates of frequency and frequency rate for a third- 
order model. The extrapolation time, NT, is the number 
of integer delays in the loop multiplied by the update 
interval. Predictor equations are given in Table 3. 
TABLE 3 
Predictor formulas 
(*) Q(z) = 2 r f l 2 - N  2 - 1  = Ql(z)z-N 
In particular, cases with N=3, 4 . . . corresponds to 55 
pipelined feedback computations. 
Second order Third order 
Selection of an Estimator D(z) (IJ-) 
For this example, a least squares, fading memory (l,N-r, 9) 
estimator, with fned gains, is selected. Such an estima- 60 
tor, described by Statman, J., “Simplified Solution for a 
Class of Fading Memory Filters,” submitted to IEEE 
Transactions on Aerospace and Electronic Systems, 
computes a state estimate based on a set of measure- Recall that the transfer function H(z) equals 
ments, applying an exponentially decaying weight to 65 D(z)C(z)z-N. Thus, in the example, H(z) depends only 
past data. This “aging function” effectively discards on the order of the phase model, the number of delays, 
measurements that are older than three or four estima- and the estimator decay factor, a. The open loop, 
tor time constants. The steady state fading memory closed loop, and error transfer functions (G(z), P(z) and 
Loop Transfer Functions 
E(z), respectively) for the DPEL, are easily expressed 
in terms of the function El(z)= 1 -H(z): 
where Q(z) is the z-transform of the phase out of the 
phase detector, not including phase detector gain, i.e., 
@(z)=8(z)-(O(z). Expressions for El(z) are presented 
in Table 4. 
TABLE 4 
8 
a zero at z= - 1, thus, S(z) has a pole at that point. This 
means that S(z), were it not a part of the feedback loop, 
would be marginally stable. H(z) is stable since the pole 
at z=  - 1, contributed by S(z), is cancelled by the zero 
5 of Q(z) at the same location. To maintain numerical 
stability, this pole of S(z) may be moved slightly into the 
unit circle. The next section demonstrates that this shift 
in pole location has negligible effect on loop perfor- 
mance. 
Performance Analysis 
In this section performance of the loops is analyzed. 
First, loop type and error due to dynamics of the re- 
ceived phase are evaluated, then loop bandwidths are 
15 determined. And fmally, gain margins are computed. 
The discussions of dynamic error and loop bandwidth 
are for the nominal operating point, A =  1. 
10 
N Secondorder 
~~ 
Formulas for El(z) 
Third order 
(2 - n 3  
(2 - a)3 
(2 - 0 3  
(2 - 4 3  2 
+ 3(1 - a) 
c(z - 1)* z* + 2(1 - a)z + (a2 - 4a + 3) jz - 1)3 a2 + 3(1 - a)z + (3a2 - 9a + 6) 
(2 - a)2 22 (a - a13 22 
A special case of interest occurs when the phase de- 
tector gain, A, has its nominal value A= l. Then: 
Realizability and Stability 
The DPLL structure of FIG. 4 has three blocks that 
need to be realized: a “hardware” NCO, a “software” 
NCO and a digital filter S(z). The “hardware” NCO is 
realizable by definition. The “software” NCO is a mere 
simulation of the “hardware” NCO function and is thus 
realizable. This leaves the digital filter S(z). A necessary 
and sufficient condition for the realizability of this filter 
is that the order of the numerator is less or equal to that 
of the denominator. Oppenheim, A. V. and Schafer, R. 
W. “Digital Signal Processing”, Prentice-Hall, N.J. 
1975. Recall, from equations (2) and (8) that 
S(z)=D(z)C(z)/Ql(z). Since the above condition is 
satisfied for each component of C(z), it is also true for 
D(z)C(z) (the predictor merely computes a fixed weight 
sum of components of C(z)). The above condition is also 
satisfied for l/Ql(z) (eq. (8)). Thus, S(z) is realizable. 
The following restricts the stability discussion to the 
nominal operating point, A=l ,  with analysis of the 
range of stable operating conditions deferred to the next 
section. When A= 1, the closed loop function is: 
P(z)=H(z)= 1 --E&) (16) 
Equation (116), combined with Table 4, shows that 
P(z) has poles at z = a  and at z=O. Since a is real and 
satisfies O<a< 1, all the poles of P(z) are inside the unit 
circle and the closed loop transfer function is stable. 
Gain margin is computed in the next section. 
Even though P(z) is stable, special care must be exer- 
cised in the implementation of S(z). Note that Ql(z) has 
35 
40 
45 
5 0  
55 
6 0  
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(1) Loop Type and Dynamic Tracking Errors 
Loop type is the number of integrators in the open 
loop transfer function, Le., the number of poles at z= 1. 
From equation (12), observe that the poles of the open 
loop transfer function are the same as the zeros of El(z). 
Table 4 presents El(z) for the second order and third 
order phase models, showing that El(z) has as many 
zeros at z= 1 as the order of the estimator, Le., second 
and third order phase models correspond to type I1 and 
type 111 loops, respectively. Note that while loop type is 
independent of the number of computational delays, the 
order of the transfer functions strongly depends on the 
number of delays. Specifically, the orders of the numer- 
ator and denominator of El(z) are equal to the loop type 
plus N- 1, where N is the number of delays. 
The steady state phase error for constant dynamics is 
computed using the final value theorem: 
A type I1 loop has zero phase error for phase ramp, 
constant (non zero) phase error for phase acceleration, 
and infinite phase error for phase jerk, or higher dynam- 
ics. In a similar way, a type I11 loop has zero, constant, 
and infinite phase errors for phase acceleration, jerk, 
and higher dynamics, respectively. Thus the dynamics 
of interest are phase acceleration for a type I% loop, and 
phase jerk for type 111 loop. Table 5 lists the steady state 
phase errors for the types I1 and I11 loops, at the operat- 
ing point, A=l .  FIG. 5 shows these phase errors as 
function of the estimator time constant. The inputs are 
unit phase acceleration, e.g., rad/szor m/s2, for the type 
I1 loop and unit phase jerk for the type I11 loop, and the 
4,77 1,250 
9 10 
errors are in consistent units of rad or m, respectively. fer function El(z) has three zeros, two at z= 1 and one 
Note that as the estimator time constant increases, the at ~=-2(1--a). Observe in FIG. 7a that at low gain, 
phase error increases. In fact, for T< <T and N= 1, the the poles of the closed loop transfer function start at 
mrmalized Phase errors are T2 and T 3  for the type 11 and these points; then, as the gain increases, they move 
type 111 loops, respectively- The Phase error also in- 5 within the unit circle. Eventually, with higher gains, the 
creases slightly with the increase in the number of de- poles of P ( ~ )  go outside the unit circle and stability is 
lays. This is caused by the increased Prediction error. lost. The root locus for the third order estimator illus- 
TABLE 5 trated in FIG. 76 has a similar form, except that at very 
Steady state phase errors due to dynamics (phase errors) low gain, roots occur outside the unit circle, near z= 1. 
Second Order Estimator Third Order Estimator 10 As shown previously, the designed approach can be 
marginally stable due to cancellation of a pole of S(z) by 
(W) = + t2 ) a zero of the NCO. To assure stability, this pole at 
z= - 1 should be slightly shifted to the inside of the unit 
1 T2 T3 circle. Effect of this shift in pole location is demon- 
(1 - a)2 l5 strated in FIG. 7c and FIG. 7d. These figures repeat the 
cases given in FIG. 7a and FIG. 76, with new pole 
T3 location at z=--0.98. There is an extra root locus 
branch from z= - 1.0 toward Z= -0.98, with negligi- (1 - a12 
ble effect on the rest of the root loci. In fact, since the 
2o whole root locus branch is inside the unit circle, an 
arbitrarily small shift in pole location is sufficient to (1 - a)Z 
guarantee loop stability. The small shift in pole location 
has a negligible effect on the other parameters of inter- 
important to use a good predictor. For example, if one 25 est: dynamic phase error, gain margin, and noise band- 
uses the current phase as the predict, i.e., width. 
Locations of the poles of the closed loop transfer 
function at the operating point are of special impor- 
tance. These Doles are commonlv selected to be on the 
(O(t) = + t3) 
(1 - 4 3  
- (4 - 3a) 
(1 - a)3 
(1 - a)3 
T2 (3 - 2a) 
T2 (a2 - 6 a  + 6) T3 (3a2 - 12a + IO) 
In using the estimator-predictor formulation, it is 
o(z)=(l,O) or D(s)=(l,O,O) (''1 
then both the second order and third order estimators 
result in type I loops. 
(2) Bandwidth Results 
The one-sided bandwidth of the loop is defined as: 
where P(z) is the closed loop transfer function, and the 
integral is on the unit circle. At the desired operating 
point, A= 1, P(z)=H(z), and the integral can be written 
as: 
The quantity BLT is also called the normalized band- 
width. Equation (20) uses the fact that in the example, at 
z=19 H(z) is unity, as can be verified from the defini- 
tions in Section 2. The integral was numerically evalu- 
ated for different estimators and delays. FIG. 6 shows 
the loop bandwidth as a function of the estimator time 
constant and N for type I1 and type I11 (second order 
and third order) estimators. Observe that the introduc- 
tion of extra delays in the loop increases the noise band- 
width, but the effect of the delays is less significant as 
the estimator time constant increases. 
(3) Stability and Gain Margin 
3o real axis so to avoid instability and oscillations when the 
gain A changes slightly. At the operating point, A= 1, 
the closed loop transfer function is H(z). For the estima- 
tor-predictor in our example illustrated, H(z) has two or 
three poles at z=O and two or three co-located poles at 
35 z = a  for the second and third order estimator, respec- 
tively. This feature, real closed loop transfer function 
poles at the operating point, satisfies the stability criteria 
often cited by PLL designers. 
Gain margin measures the effect of the phase detector 
40 gain, A, on the stability of the closed loop. It is defined 
as the ratio of the critical gain, Le., gain that forces the 
poles of the transfer function outside the unit circle, to 
the nominal unity gain. FIG. 8 shows the relationship 
between upper gain margin and normalized bandwidth. 
45 Here, as the loop becomes wider, the gain margin de- 
creases. Similar results are presented in FIG. 9 for the 
lower gain margin of the type I11 loop. Note that the 
lower gain margin for the type I1 loop is infinity. These 
figures are useful for quick design evaluation e.g., find- 
Similar results can be obtained for a tradeoff between 
dyamic errors and BLT. Since dynamic phase error is 
approximately inversely proportional to the second or 
third power of the normalized bandwidth, we define 
50 ing a favorable trade-off between any two variables. 
55 phase error coefficients, C.32 and (2.33, so that: 
2 
Type 11: Em = [ g] acceleration 
60 The closed loop root-loci for the designed DPLL 
will now be discussed, recalling the definition of the 3 (22) 
open loop transfer function in equation (12). The open 
loop transfer function G(z) has zeros at the zeros of 
H(z) and poles at the zeros of El(z), thus, with increase 
of the phase detector gain A, the poles of P(z) move 65 
from the zeros of El(z) to the zeros of H(z). 
FIGS. 7a, 7b, 7c and 7d show root-locus plots for the 
type I1 and type I11 loops, for the case N=2. The trans- 
Type I11 E m  = [ g] jerk 
These coefficients exhibit lower variation with BLT, 
than the dynamic phase error. FIG. 10 shows the phase 
coefficients as function of normalized bandwidths. The 
phase coefficients, for narrow bandwidths, are less than 
12 
4,791,250 
If 
1 for the type I1 loop and between 1 and 2 for the type 
I11 loop, and they increase slowly with increased band- 
widths. 
Using an estimation theory approach, design of this where C(Z) is an estimator transfer function, D(z) is a 
new DPLL can be accomplished in a systematic way 5 predictor function and z-Nis said transport lag in units 
rather than by trial and error. The examples presented Of loop update 
here are useful for many applications, and the resulting 
design may thus be directly applied. Still other wherein said estimator means and said predictor means with inherent transport delay are comprised of a digital examples and variations will occur to those skilled in 10 filter having a transfer function S(z) and a numerically 
the art. the appended hereto are controlled oscillator having a transfer function Q(z), intended to encompass other equivalent examples and 
variations. 
H(z)=C(z)D(z)z-N 
inherent in said loop. ’‘ A phase-lock loop as defined in daim 
where said transfer function s(z) satisfies: 
What is claimed is: 
1. A digital phase-lock loop comprising a linear esti- 
mator means for recursive estimates of phase, fre- *’ 
quency, and higher order derivatives, a predictor means 
S(2) = A? ’ Z - N .  
3. A digital phase-lock loop as defined in claim 
for compensating transport lag inherent in said loop, a wherein said numerically controlled oscillator, said 
phase detector with ggn for an input digital filter and said adding means are implemented by 
signal Q(Z) with the output Q(z) of said Predictor with 20 a programmed digital computer, and a separate num_efi- 
a delay inherent in said loop, and a IlleanS for adding the cal controlled oscillator having a transfer function Q(z) 
output of said predictor having said inherent delay rN 
to the output +(z) of said detector, said loop having a is provided between the output of said digital filter and said phase detection means. 
closed-loop transfer function of the form * * * * *  
25 
3 0  
35 
45 
5 0  
55 
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